The ADAM binary neural network which has been used for image analysis applications, is contructed around a central component termed a Correlation Matrix Memory (CMM). A recent reexamination of the CMM has led to development of the Advanced Uncertain Reasoning Architecture (AURA). AURA inherits many useful characteristics from ADAM, but is intended for applications requiring the manipulation of symbolic knowledge. This paper shows how the AURA architecture has been developed from ADAM and explains its method of operation. The paper also outlines the use of AURA in symbolic processing applications, and highlights some of the ways in which the AURA approach is superior to other methods.
Introduction
The ADAM neural network Austin 1987 ] is a binary network used for image analysis applications which is contructed around a central component known as a Correlation Matrix Memory (CMM) network. Our recent work has been examining the CMM networks in ADAM and has developed a more thorough understanding of the way the network operates. Through this, we have been able to develop the Advanced Uncertain Reasoning Architecture (AURA), which is intended for use in knowledge based systems tasks Austin 1995] . AURA is similar to ADAM in its ability to deal with uncertain data and simple implementation in hardware. AURA is also expected to share the ability of ADAM to operate at speed on very large amounts of data. In Section 2 we review the basic ADAM architecture and examine the central role played by the Correlation Matrix Memory networks in ADAM. In Section 3 we describe the structure, operation, and concepts of the AURA architecture. Concluding comments appear in Section 4.
Background
ADAM is an associative neural network intended primarily for image processing problems. It uses binary or grey scale N tuple methods Bledsoe 1959] to allow large images and complex objects to be recognized. The development of the ADAM architecture was intended to overcome limitations in more basic CMM structures. In particular, simple CMM networks tend to su er from poor storage capacity due to an upper bound imposed by the size of input and output patterns, and because of interference between stored patterns (analogous to cross-talk).
Outline of the ADAM Architecture
The basic ADAM architecture is shown in Figure 1 and comprises a number of distinct stages: an N-tuple decoder, a rst stage CMM network, a class separator, and nally a second stage CMM network. Use of two CMM networks allows the storage capacity of the system to be determined independently of the input and output pattern sizes. Details of the ADAM architecture can be found in Austin 1987] . 
Correlation Matrix Memory Networks
Our recent work has focussed on the way the CMM networks operate within ADAM. The binary CMM network is a key functional element of the ADAM system which provides the networks associative capability. A CMM network can be regarded as a single-layer weightless neural network, but is most easily seen in terms of a binary matrix W. Thus each element w ij of the matrix W takes the value 0 or 1 to represent the absence or presence (respectively) of an unweighted synaptic connection between corresponding input and output units. Figure 2 shows an example of a small CMM network in both train and test modes. In Figure 2a training is accomplished by creating an association between two binary patterns using a simple Hebbian learning procedure. The two patterns are applied to the rows and columns of the CMM network simultaneously. An element of the matrix is set to 1 corresponding with the intersection of active rows and columns. (A row or column is active when a bit is set in the applied pattern at that position.) In mathematical terms this is equivalent to computing the outer product of the two patterns to obtain the matrix W (i.e. W = uv T , where u is the (input) column vector and v T is the (transposed, output) row vector).
In Figure 2b a pattern is applied to the rows of the CMM network trained in Figure 2a . This pattern is similar to the pattern used in training except that the bit applied to the rst row is no longer set (this could have occurred due to noise, for example). Recall is accomplished by summing the active row connections in each vertical column. An appropriate thresholding function then recovers the original binary pattern, rst applied to the columns in Figure 2a . Thus a CMM network can be made robust against corrupted input patterns during recall by a suitable choice of thresholding function (both L-max and Willshaw thresholding are used in AURA Austin 1995] ). This property is exploited in AURA to provide a powerful partial matching mechanism for incomplete inputs (see Section 3.6). It is clear that the input to a CMM network need not be N tuple states as in ADAM, but any preprocessed data. CMM networks have been used to represent frame-based knowledge, and to implement multiple-hypothesis generation, similarity matching, and hypothesis selection in an experimental system based on the original ADAM architecture Jackson 1994] . Building on these ideas, we have developed methods for pre-processing and presenting rule based data Austin 1995] which have have led to the new AURA architecture.
3 The AURA architecture
The AURA architecture can be used to form the basis of high performance knowledge based systems. AURA provides facilities to enable high-speed matching between environment variables and a knowledge base consisting of rules that typically have the form: antecedent-expression ! consequent-expression.
The architecture exploits particular properties of CMM networks to support evaluation of antecedentexpression which generally contains bound symbolic references to environment variables. In addition, a powerful form of partial matching is performed with incomplete expressions (in which some environment variables are not available). However, in this case consequent-expression should be treated as a tentative, uncertain conclusion, to be con rmed by subsequent processing. The system is rst trained with a knowledge-base, i.e. a set of rules or predicates. These specify particular pre-conditions and (via class separator patterns) the consequential actions to be taken if the pre-conditions are satis ed. In operation, values become bound to environment variables, forming the input to AURA. Thus rules in the knowledge-base become eligible to be \ red" when the con guration of variables satis es the pre-conditions of those rules.
AURA Structure
The principal components of the AURA architecture are shown in Figure 3 . The architecture is based on the use of an array of CMM weightless neural networks, supported by mechanisms which: a) convert lexical tokens into binary pattern vectors with exactly k bits set (where k is a constant for a given CMM network), b) perform binding of variable-names to values, c) form superimposed codings of sets of bound variables, d) route the superimposed sets to appropriate CMM networks, and e) resolve multiple network outputs (which occur in the form of superimposed class separator patterns). The lexical converter replaces the N tuple pre-processing used in ADAM, converting symbolic and numeric data to xed weight binary patterns. This is, in e ect, what N tuple pre-processing does to image data. Another simpli cation in the current architecture is that the consequent or \action" part of a rule is not represented explicitly in the CMM networks. Instead, this is represented by a single (system generated) symbolic pattern referred to as a class separator pattern (or just separator). In general, multiple separators are produced by the rule matching process (due to multiple rule matches). These appear as superimposed binary patterns, similar in form to those input to the CMM network (see Section 3.4). To recover the actual consequent parts of rules, it is rst necessary to identify all valid separators occurring in the multiple output. Although a further CMM network can be used for this purpose there are simpler, more rapid methods for performing this specialised task (for example, the middle-bit indexing method proposed in Filer 1994]).
Variable Binding
In symbolic processing it is necessary to bind symbolic variable names to the values they represent. This permits evaluation of general symbolic expressions (e.g. a rule pre-condition) when instantiated with particular bound values. In the past, it has often been found di cult to implement symbol bindings in neural networks. Space does not permit a description of the discussion surrounding this binding problem here, but the approach taken in AURA appears to overcome some of the problems encountered previously. The approach taken is similar to Smolensky 1990] but uses binary instead of real-valued tensors. In the AURA architecture, tensor products are used to bind variables to values. Tensor product (TP) vectors can be formed in two steps for a pair of binary patterns representing the symbolic name and the value to which it is bound. The rst step involves calculation of a TP matrix and is equivalent (in the two pattern case) to the outer product computation used to store a pair of patterns in a CMM network. In the second step, the TP vector is obtained by simply concatenating the rows of the matrix obtained in the rst step.
Commutativity of Bound Symbols
In principle, we could simply concatenate the TP vector patterns representing bound variables in rule preconditions. This leads to di culties in practice, because the size of a given CMM network would become dependent on the complexity of the rules with which it had been trained. Perhaps a more serious limitation with concatenation is that symbols in rule condition expressions are no longer commutative. Thus each binary pattern in an expression would need to be routed to the correct position in a concatenated input eld representation. An alternative approach adopted in AURA is to use a superimposed coding of the binary patterns representing bound variables in rule condition expressions. A similar technique has been popularly used in database systems in forming compact keys Sacks-Davis 1983] . The approach consists simply of superimposing the binary patterns by computing a bitwise OR over all patterns in an expression.
The CMM Array
The primary functional element in the AURA architecture is a rule-matching engine implemented as an array of CMM networks. The need for multiple CMM networks arises because of di culties in de ning an appropriate thresholding criterion when rules of di erent arity are stored in the same CMM network.
Here, rule arity refers to the number of boolean product terms occurring in the conjunctive expression of the rule condition (as described in Section 3.2).
For example, suppose that two rules A ! S 1 and A:B ! S 2 are stored in a single CMM network. Later, if only the bound variable A is applied to the CMM network (if say, the value of B
is not yet known)
we nd that the separator patterns for both rules receive the same degree of activation, even though the rule A:B ! S 2 is only matched partially for this input.
This problem can be avoided if the rules are stored in a di erent CMM network determined according to rule arity. The use of multiple networks allows full control over the matching process: a unique CMM network is allocated for the storage of rules of each required arity. Thus a rule such as A:B:C ! S which has an arity of three, would be stored in the CMM allocated for rules of arity three.
Partial Matching
A major aim in the design of the AURA architecture has been the provision of a special form of partial match, not generally found in other systems. The usual form of partial or incomplete match which is provided by many systems (including AURA) involves matching one particular combination of terms (n) from the full set of terms or attributes (m) in a previously stored rule (or record). The AURA architecture extends this idea, providing a second, more general version of the partial match which provides much greater exibility in the matching process. In this version, we can specify that any combination of n terms from m is permitted in a successful match. For example, we can choose to accept a rule of arity ve which matches on any three of the ve boolean product terms in the rule. To perform this second type of match, most systems would require m C n separate match operations, whereas in AURA this is performed in a single match operation. Since partial matching is achieved by manipulating the threshold in AURA, it is simple to dynamically relax the criteria for a successful match, in e ect by reducing the speci ed value of n. This combines the two versions of partial match described above, and can be useful (for example) when the initial value of n fails to produce a successful match.
Applications
The AURA architecture is primarily aimed towards applications requiring rapid manipulation of large knowledge bases. A subsidiary aim is to provide a degree of support for uncertainty management in such applications by exploiting the partial match capability of the architecture. An important source of motivation for this work is the requirements of mission management systems as found, for example, in future generations of aircraft. Such systems constantly demand performance improvements in command and control functions including data fusion, situation assessment, and sensor management. In most cases, the performance of these functions can be considerably enhanced with support from high-speed rule evaluation. For example, in the situation assessment function, generic situations could be recognised rapidly using rules. The special partial match abilities of AURA could prove extremely useful in \ ltering out" small variations between similar situations.
Conclusions
The main objective of the work described here is to develop novel architectures for knowledge manipulation. One of the most important aims of the work is to develop systems that can be implemented e ciently in hardware. Towards this end, we have developed an architectural framework based on weightless correlation matrix memory neural networks. A set of dedicated support chips is under development Kennedy 1994 ] to enable the construction of high-performance systems based on AURA concepts. The major bene ts of the architecture described here are: 1) e cient rule matching in knowledge bases, 2) powerful partial match mechanism, 3) simple hardware implementation. The system is being applied to rapid reasoning in aircraft systems, where it is necessary to support all these features.
